

FIG. 1A





FIG. 1B



Key:
--- Request Bus: <req>CMVAddr[15:0], <req>CMVData[31:0], <req>CMBE[3:0], <req>CMReadNotWrite
--- Stall Busses: <req>IntStall[7:0] (Eight lines per requester - one driven by each bank)
--- Data Return Bus: <req>IntRdData[31:0]

Fig. 2




Fig. 3




Fig. 5




Fig. 4

